Introduction
It is well known that there exist many floating gate defects which can not be always detected by functional test methods based on stuck-at fault models [1] , [2] . It has also been shown that some of them cannot be detected even by Á É test method [1] - [4] . It has therefore become an earnest request for test engineers to develop powerful test methods for such defects.
From the background mentioned above, Hashizume et.al. proposed a supply current test method with an externally applied sinusoidal electric field [5] . It intends to excite the defective node with the electric field so that some abnormal supply current flows. We also proposed a supply current test method in which the floating node is excited by a sinusoidal signal superposed on the supply voltage [6] . By the use of either method, we can detect existence of some defects with the supply current increase caused by conduction of a defective transistor in a DUT. It seems however that we cannot expect so much high detectability, if the conduction occurs marginally in the DUT. In this study, we try to improve the detectability for such defects.
In the two test methods mentioned above, the supply current of defect-free DUT contains some amount of the same frequency component as the externally applied sinusoidal electric field or the superposing sinusoidal signal on power voltage, however scarcely contains the harmonics component. On the other hand, if the defective transistor conducts marginally, the supply current will contain a large amount of harmonics, especially, secondary one. From such a point of view, we analyze the supply current by a spectrum analyzer and estimate existence of the defect by the ratio of the secondary harmonics to the fundamental frequency component.
In the next section, we describe the test method [6] for the study. In the succeeding section, we propose a new way for detecting the floating gate defects in CMOS ICs. In the fourth section, the validity of the way is confirmed by some experimental examinations for three CMOS NAND gates. Finally, we conclude with a summary and our future works.
Test circuit and power supply current

Test Circuit
In our test method, an AC component is superposed on DC power supply [6] . Figure 1 shows the test circuit attached to a NAND gate. Î and Î Ë´Ø µ represent DC power supply voltage and sinusoidal supply voltage, respectively. Suppose that there exists a floating gate defect of p-MOS transistor Ì Ö ¾ as shown in the figure. and Á are stray capacitances from the floating node to the power supply source, the ground (GND) and the input terminal for the input , respectively. Ê , Ê and Ê Á are leakage resistances defined in the same way. Both the input terminals are connected to the power supply node so that a conductive path through Ì Ö ¾ may be constructed. Existence of the defect can be detected as increase of the current passed through resistor Ê Å .
Bound of power supply voltage
Let us define Î and Î Ë´Ø µ in Figure 1 by
where and are the amplitude and the frequency in the sinusoidal supply voltage, respectively. The maximum of Î is bounded to the maximum rating voltage Î Å of the DUT. Then, Î and must satisfy the following inequality.
Î · Î Å (3)
On the other hand, the minimum of Î must be at least a level at which the conductive path for the test can be constructed. In case of Figure 1 , this condition results in the inequality,
where Î ØÔ is the threshold voltage of p-MOS transistor(Ì Ö ¾ ).
If we keep Î to´Î Å · Î ØÔ µ ¾, the maximum value of applicable AC component is´Î Å Î ØÔ µ ¾. The higher or the lower we keep it than´Î Å · Î ØÔ µ ¾, the lower the value of the applicable AC component becomes, because the highest value and the lowest value of AC component are restricted from the inequalities (3) and (4), respectively.
If the defective transistor is n-MOS type, we only have to change Î ØÔ in the inequality (4) to Î ØÒ , where Î ØÒ is the threshold voltage of n-MOS transistor.
Analysis of supply currents
Suppose that a DUT is the same type of NAND gate as Figure 1 and defect-free. If both inputs are connected to Î , the equivalent circuit can be shown in Figure 2 , where is the total stray capacitance existing in parallel with the power supply source except . In the same way, Ê is de- 
In the same way, the current Á ÊAE which flows through Ê and Ê is given as follows.
Figure 3. Equivalent test circuit for the defective NAND gate
Then, the supply current Á AE is given by Á AE Á AE · Á ÊAE
Notice that Á AE contains only the same frequency component as Î Ë´Ø µ. Thus, we exclude them in the succeeding description.
The potential Î Ü of the defective node can be approximated to the following equation.
If the value of Î Ü becomes lower than Î Î ØÔ even in a moment, some amount of source to drain current Á Ì flows. Hence, the supply current Á through Ê Å in such the condition is shown by the following equations.
for an n-MOS transistor in the same way and obtain the same equations as above. In order that the defect is detectable from the level of Á , the magnitude of Á Ì must be enough lager than that of Á AE · Á ÊAE , because Á AE ³ Á and Á ÊAE ³ Á Ê .
Improvement of detectability
It is clear from the equations(5) (7) that Á AE contains a small amount of the AC leakage component of frequency . If the DUT has the defect as shown in Figure 1 , and the value of Î Ü is in the active region of Ì Ö ¾ during all over the phase of the sinusoidal component , the source to drain current of Ì Ö ¾ also flows during all over the phase. Hence, it seems that both AC and DC components in Á Ì become large in comparison with the corresponding ones in Á AE . Figure 4 shows schematically the relation between Î Ü and Á Ì in such a situation. As the increase of Á Ì results in that of the current through Ê Å , we can easily detect the defect by observing the average or the peak of Á . If the value of Î Ü is in a range such that it brings Ì Ö ¾ into the active region only in some restricted duration of the is so small that the conventional current test method cannot detect it, it may not be easy to detect it by the current increase even in our test method. One way to overcome the difficulty is to analyze the waveform of Á in the following way.
As mentioned above, Á AE contains only one frequency component´ µ. On the contrary, Á contains not only component but also its harmonics, especially ¾ component, if the defective transistor conducts marginally, because the waveform of the Á Ì becomes a series of clipped sinusoidal waves. It is therefore expected that we can detect it more sensitively by means of frequency analysis of Figure 6 . Locations of defects Á .
From the equations (5) and (10), the magnitudes of both Á AE and Á increase with increase of the frequency , while the magnitude of Á Ì scarcely increases both in its peak and average, even if it increases. Hence, the lower the frequency becomes, the easier the defect detection by current level becomes. This is also valid for the way of harmonics detection. On the other hand, it is desirable to raise high from the view point of test speed. It seems therefore better that we decide the value of on compromise between the two factors mentioned above.
Experimental results
For the purpose of the experimental examination, we picked up three NAND gate packages TC4011BPs(Î Å ½ Î µ Î ØÔ ½ ¼´Î µ Î ØÒ ½ ¼´Î µ) manufactured by Toshiba Co.. Each of them has four 2-inputs NAND gates. We made up only one floating gate defect per package. The defect of each DUT is different from the others. Figure 6 shows the locations of the defects by marking crosses (1)- (3) on a CMOS NAND circuit. They were caused by cutting the corresponding aluminum wires with an FIB (Focused Ion Beam). Figure 7 (a),(b) and (c) show the waveforms measured from the DUTs corresponding to the defects(1), (2) and (3) shown in Figure 6 , respectively. A waveform for a defectfree DUT is also added in each figure for a reference. Sum of Î and in each DUT was kept constant so that the peaks of Î s for all the curves of each DUT coincided with each other. The peak values of Á s in each defective DUT are at most a few times of that in the defect-free one, if the defective transistor conducts marginally. On the other hand, ratios of ¾ component to one in each defective DUT are much larger than those in the defect-free one. Hereafter, we call the ratio spectrum ratio. Table 1 shows spectrum ratios for the waveforms of Figure 7 . The higher we select the value of (the amplitude of Î Ë´Ø µ), the more remarkable such a tendency becomes. This fact supports the results of the analysis described in the previous section that frequency analysis can detect such defects more sensitively than the conventional current test that the defective transistor conducts marginally. Figure 8 shows an example of the relation between Á waveform and frequency . Bold and thin lines are for defective and defect-free DUTs, respectively. The location of the defect is (3) of Figure 6 . It is seen that the higher we select the frequency , the closer to a sinusoidal curve of frequency , the Á waveform is. Table 2 shows the spectrum ratios for them. These facts also support the results in the previous section.
Conclusion
In this study, we proposed one way to improve the detectability of our test method for CMOS floating gate defects which make transistors conduct marginally and showed that they can be detected more sensitively by analyzing the frequency spectrum of the supply current. Table 2 . Influence for the spectrum ratio
Our urgent work is to find a systematic way which can detect the floating gate defects as much as possible. Comparison of detectability in our method with that of the conventional Á É test method and applicability check of our method for deep-submicron CMOS devices are also our important future works.
